




- 14 T =





XEROX	Project	CP Clocks & Buffered X-bus	File	Designer	Rev	Date	Page
SDD	Dandelior	Testabilty, Pullups	Option01.sil	Garner	С	7/30/80	01



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	CP Interface	Option02.sil	Garner	С	7/30/80	02
many and the party of the same	North August 1	considerate and divines should the sixty	- AND THE STATE OF	Provide the party of the second		## > > YES	A PERSONAL PROPERTY.







States

Outputs

O Off unused

RdLastWrd

Skip (wait for no Carrier) Idle (wait for PktInMode) 3

Post Status

RcvMode InAttn

5 ReadLastWord RcvMode InAttn RdLastWrd

Purge


RcvMode Purge

PktinMode

RcvMode

Loopback: skip & Idle until PktOutMode true ~Loopback: remain off if PktOutMode true Remain in PktInMode if (PktInMode OR ~Empty)


						*****		_
XEROX	Project		File	Designer	Rev	Date	Page	ı
SDD	Dandelion	Receive Data/States	Option03.sil	Garner	С	7/30/80	03	ĺ
	- CONTRACTOR III	Service and Service and Control of the Control of t						L




EndTrn


- O EndWithCRC = ~Loopback AND LastByte
 1 EndWithoutCRC = (Loopback AND LastByte)
 OR RcvMode
- 2 EndWithJam = T.UnderRun OR TrnCollision
- 3 unused


LastByte = LastTWrd AND (TC.0 XOR OddLength)
T.UnderRun = T.UnderRun OR UnderRun
T.PktComing = T.PktComing OR RcvMode







XEROX	Project		File	Designer	Rev	Date	Page	ı
SDD	Dandelion	Transmit Data/States	Option04.sil	Garner	Ċ	7/30/80	04	ĺ
halp the little of the last	ታ ቆት፣ ስቴሽ <u>ታ</u> ኒች	The state of the s	10 miles	Annual Web	L	A PROPERTY.	and the second	ż









		Project	· ·	File	One-i-man		[a	T
1	XEROX	.,	T		Designer	Rev	Date	Page
1	SDD	Dandelion	Transmit Counters	Option05.sil	Garner	С	7/30/80	05
-	THE PROPERTY OF		A CONTRACTOR OF THE PARTY OF TH	VI 10 17 17 17 17	No special and a second second			A19-10-10-10-10-10-10-10-10-10-10-10-10-10-





	XEROX SDD	Project Dandelion	Buffer Control & Status	File Option06.sil	Designer Garner	<i>Rev</i>	Date 7/30/80	_{Page} 06	1
1	ت عاد حد العدد	And markets	a series in the California profession of the California	\$##3-\$\d	And the second of the second o		20 91 \$ 40 \$ \$4,0		L





							
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Half Duplex Buffer	Option07.sil	Garner	С	7/30/80	07
The transmission of the state of the	Same of the same o	Albert was a formation of the first feet for the same	CANA MANA	And the state of t		A CONTRACTOR OF STATE	

















XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	LSEP Wakeup Logic	Option20.sil	Jarvis	Ç.	7/30/80	20
Carried Williams 197	A STATE OF THE STA	The second second second second	1.15	Sapanian to Arriving A		33.00	and the supplement results







Reclocking the data avoids glitches at word boundaries


1				•					
	XEROX	Project		File	Designer	Rev	Date	Como	i
					Designer	1101	Date	Page	
	SDD	LSEP	LSEP Shifters	Option21.sil	Jarvis	^	7/20/00		ı
			202. 01111010	Option2 1.3ii	Jaivis		7/30/80	21	ı
-	Company of the same	30.41.51.62							Ĺ
- 1			The same that the same of the	1 . March 10 . C. 10 .	District on the second rate in the property of		12.00 mm	and the Control of the same of	á á








				The second section of the second section is a second section of the			
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	LSEP Printer Connector	sOption22.sil	Jarvis	С	7/30/80	22
more of the contract	* 1 = 1 × 1 × 1 × 1 × 1	The state of the s	- A-1	10 C (20 M/ 18 194) T		The Art The Control	Same of the




vcc


XEROX	Project	Reference	File	Designer	Rev	Date	Page
SDD	Dandelion	LSEP Terminators	pOption22.sil	Jarvis	С	7/8/80	22
							1


<u>High</u>







Baud-rate generator







XEROX SDD	Project Dandelion	LSEP Control and Status	File Option23.sil	Designer Jarvis	Rev C	Date 7/30/80	Page 23	
AND THE PERSON NAMED IN	**************************************	Control of the Contro	7,40	Mary Control Control			2002	4





XEROX	Project	RS-232-C Interface	File	Designer	Rev	Date	Page
SDD	Dandelion	Z80-SIO/2, 8085 Converter	Option30.sil	K.Yamanaka	С	7/30/80	30
the transfer of the same year the	A Company of the	And the second of the second o		maylens designed also and an activities		The same of the same of	





RS366 Control & Status

Alex - sept filtering-period contact parties by


Diag Loop-Back MPX

XEROX

SDD

Dandelion

Diag Loop-Back MPX




Option31.sil


C

K.Yamanaka


7/30/80


31






	LevelPlat	
1	1K	20
2	1K	19
3	1K	18
4	1K	17
5	1.3K	16
6	680	15
7	680	14
8	1.3K	13
9	. II .1 uF	12
10	11 .1 uF	11








	T	rimPlat	
1		Adj Cap	16
2	11	8-50 pF	15
3			14
4			13
5			12
6		68 pF	11
7	'' }-	.001 uF	10
8	'' 	10 pF	9
	L''		

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Ethernet PLATs	Option50.sily	Garner	Α	6/22/80	50



* These components will be put into a 16 pin resistor package.

The amplifier (10116) and VCO (MC1658) chips get filtered +5 volt power.

PC Board Considerations:


ŗ,

- TTL signals should only touch the periphery of this circuit. TTL-ECL conversion (resistor dividers) should be at edge of circuit as well as ECL-TTL translator (26LS32).
- There should be a ground plane providing at least 75% coverage of the board. Particular care should be take with the filter, amplifier, and VCO components enclosed by the heavy black line.
- 3. +5 volt power supply should have low impedance to ground plane at each chip. This can be acomplished by a separate +5 volt ground plane (or grid) or bypassing of the +5 supply at each chip. Power supply bypass capacitors should have short leads and have a low inductance (less than 30 nH) path between +5 volts and the ground plane.
- 4. Discrete components should be located next to the IC chip with which they are associated.
- 5. VCO timing and bypass capacitors should be located as close to the chip (MC1658) as possible.
- Use of SIP's (single inline package) for terminators may ease layout problems due to many nets converging on a single terminator package. (Might use 4 SIPs instead of 2 DIPs)
- It is OK to rearrange gates, flip-flops, & amplifiers within a given IC package, but do not trade from one
 package to another. Circuit operation depends on matching of sections within a package.
- 8. Component variations in the MC1658 VCO make it necessary to adjust the capacitance of the timing capacitor on each unit. Units examined so far require a range from 77 pF to 95 pF. C1 + C2 (NPO temperature coefficient) and the adjustable capacitor must span a range of approximately 35 pF. The sum of C1 and C2 in parallel is used to center the trimmer in the middle of the necessary adjustment range. This is done at design time when the PC board is available. Two capacitor positions are available to permit using two capacitors to get the desired value.

Adjustment


Adjustment is performed by connecting a 10 MHz input to the decoder and measuring the DC voltage between points T1 and T2. The board should be at room temperature and have power applied for at least 20 to 30 seconds before making the adjustment. The power supply voltage should be 5.0 volts + or - 100 mV and + 12 V + or - 25V. The adjustable capacitor is adjusted to set the voltage between points T1 and T2 to 10 mV or less. Measurement should be done with a DC voltmeter with 20,000 ohms/volt or greater input impedance. The data line should be checked to verify that it is in a stable 0 or 1 state and the carrier signal verified to be in a constant 1 state once the adjustment is made.

XEROX Project	Title	File	Designer	Rev	Date	Page
SDD EN	PLL Receiver Layout	Option51.sily	Crane	С	6/24/80	51



* TTLTransmit and TTLTransmit' are the true and complement outputs of the final 74S74 flip-flop in the phase encoder.

Block Diagram




Carrier line has glitches at the start of carrier. The receive data line is held to zero during this period until the phase locked loop has acquired lock and the receive data stream contains valid data.

Interface Timing

- preRClock' has a 40% to 60% duty cycle. It free runs at about 7.2 MHz. With the test generator and 5000 feet of cable, a bit cell can be shortened by as much as 20 nS. This results in a clock period litter ranging from 83 nS to 122 nS. Logic design must work with a 75 nS minimum clock period.
- 2. The collision signal is a TTL version of the differential signal which has passed through the line compensation and envelope threshold circuits.
- 3. The TTLTransmit signals are routed to the transceiver interface unless loopback is asserted in which case it goes to the phase decodes.
- 4. When Loopback' = 1, the multiplexer sends TTLTransmit to the transceiver and it sends the receive signal from the transceiver to the phase decoder. When Loopback' = 0, a logic 0 is sent to the transceiver and the TTLTransmit signal is sent to the phase decoder.
- $5.\,$ The 26LS32 can sink up to 8 mA in the logic low state. The 74S04 can sink up to 20 mA in the logic low state.
- 6. The differential signal, Transmit, has a differential voltage of .8 volt peak and a common mode voltage of 3.7 V above ground.
- 7. The differential receiver circuits for collision and receive require signals of at least .4 volt peak differential amplitude and a common mode voltage between 0 and +5 volts. None of the inputs to the line receiver circuits should fall outside the range of -.5 V to + 5.5 V.
- 8. The line receivers can withstand up to 1 voit noise on the differential signal leads. This is accomplished by the introduction of an offset voltage at the input of the line receiver when the circuit is in the quiescent state. This offset is removed if a signal larger than 300 mV present at the input to the receiver. The offset will not return until 200 to 300 nS after the last high-low transition on the given signal pair. The offset will also return if there are no signals larger than 12 volt peak present on the line.
- 9. The phase locked loop in the phase decoder takes up to 16 bit times to acquire lock (typically 5).
- 10 Power 7 A @ +5 volts, 2mA for interface and .5A for transceiver at +12 volts Both supply tolerances are + or -5%.


Interface Specifications

XEROX	Project	Analog Electronics Block	File	Designer	Rev	Date	Page
SDD	EN	Diagram & Specs.	Option52.sily	Crane	С	6/23/80	52




Time delays are from data book typicals & maximums. The number of significant digits is not an indication of accuracy.

XEROX Proje	ect Receive Timing	File	Designer	Rev	Date	Page
SDD EN	Start of Packet	Option53.sily	Crane	С	6/24/80	53



Time delays are sums of typicals and maximums from data books. The number of significant digits is not an indication of accuracy.

XEROX	Project	Receive Timing	File	Designer	Rev	Date	Page
SDD	EN	End of Packet	Option54.sily	Crane	Α	6/24/80	54



Natural Frequency Wn =
$$\sqrt{\frac{\text{Ko Kd A}}{\text{t1 + t2}}}$$
 = 7.9 MHz if Amplifler were linear for pulses A = 1 since amplifier saturates. Thus Wn = about 1 MHz.

Damping Factor D = $\frac{\text{Wn}}{2}$ = about 6.28, but amplifler is not saturated when pulses are gone so this is not exactly correct either.

$$Ko = 1.25 \times 10^{9} \text{ rad/volt}$$

$$Kd = .3$$
 volt/radian

$$t1 = 10^{-6}$$
 seconds

$$t2 = 2 \times 10^{-6}$$
 seconds

Circuit Operation

The figure above identifies the key parts of the phase locked loop. The details of the phase detector are not important here except for the outputs p and o. With no signal input, p has a 50% duty cycle and o is always low. When a signal appears, but is not yet locked, both p and o have duty cycles averaging 25% over many cycles. This produces a zero net input to the amplifier and VCO. The VCO is tuned such that this voltage causes the VCO to run near 10 MHz. Assuming that the input signal is at 10MHz, the PLL will be well within its lock range. In the locked state, if the input signal advances in phase, the o signal will become wider and the p signal will get shorter causing a net positive voltage over the cycle. This causes the VCO to increase in frequency and catch up. The loop filter provides some attenuation of quick phase shifts, but most importantly it, combined with the high amplifier gain, centers the local clock (VCO) at 90 degrees with respect to the incoming signal. Note that in the locked state, both p and o have a 25% duty cycle in every cycle rather than 25% averaged over many cycles.

Parts Selection & Design Comments


The key linear components of the phase locked loop, the amplifier and VCO, were selected to be readily available and operate from a + 5 volt supply. The Motorola MC10116-amplifier and MC1658 VCO were selected.

The combination of these two components with the diode level shifter provides a constant output frequency for a given differential input in the face of varying power supply voltage and temperature. It is important that the amplifier (MC10116) not have power supply compensation like the Fairchild 10K logic series. Motorola or Signetics parts should be used. The Fairchild part should NOT be used.

Limited linear range of amplifier (.8 volts peak-peak) requires that textbook equations have correction factors added. Some analysis and experimentation have resulted in the above circuit configuration. In particular, the typical integrator configuration works poorly because the amplifier saturates and fails to charge the integrator capacitor.

Because the pulses from the phase detector pass directly to the VCO, typical lock time of this circuit is very short. These pulses at the VCO are also the reason for the 40% to 60% duty cycle of the clock waveform.

I	XEROX	Project	Phase Locked Loop (PLL)	File	Designer	Rev	Date	Page
	SDD	EN	Details	Option55.sily	Crane	С	6/24/80	55



X Bus

Signals from LSEP connector are in the large font.


Control Register Functions:

- 1. disable wakeup (level)
- 2. clear buffer (level)
- 3. test mode (level)
- 4. end of line (pulse)
- 5. clear errors (pulse)
- 6. step (test mode clock)

Status Register:

- 1. data overrun
- 2. buffer loadable (0 = >A, 1 = >B)
- 3. VideoData

		•					
VEDOV	Project	Reference	File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	LSEP Block Diagram	Option80.sily	Jarvis	C	3/11/80	80



RS232C Loop Back Plug (Plug1)

From	OutPut Signal Name	То	Input Signal name
P2-2	Transmitted Data (DCE source)	P2-3	Received Data (DCE Input)
P2-4	Request to Send	P2-5	Clear to Send
P2-4	Request to Send	P2-8	Receive Line Signal detector
P2-19	Secondary Request to Send	P2-12	Secondary Received Line Signal Detector
P2-14	Secondary Transmitted Data (DCE source)	P2-16	Secondary Received Data (DCE Input)
P2-19	Secondary Request to Send	P2-13	Secondary Clear to Send
P2-20	Data Terminal Ready	P2-6	Data Set Ready

Unused Signals:

P2-15

Transmittion Signal Element Timing Receiver Signal Element Timing Ring Indicator Transmit Signal Element Timing

(DCE source) (DCE source)

P2·17 P2·22 P2·24


(DTE source)

RS366 Loop Back/LSEP Plug (Plug2)

From	OutPut Signal Name	То	Input Signal name
P3-14	Number Bit1 (RS366)	P3-6	Power Indication (RS366)
73-14	Command! (LSEP)	P3-10	Status! (LSEP)
P3-15	Number Bit2 (R\$366)	P3-3	Abondon Call & Retry (RS366)
F3-13	Command'! (LSEP)	P3-11	Status'! (LSEP)
P3-16	Number Bit4	P3-13	Call origination Status
P3-17	Number Bit8	P3-5	Present Next Digit
P3-2	Digit Present	P3-22	Data Line Occupied

Unused Signal


P3-4 Call Request



I XERUX I	<i>Project</i> Dandelion	Title Loop-Back Connector Int/Ext Cable Connector	File Option91.sily	Designer K.Yamanaka		Date 7/11/80	Page 91
-----------	-----------------------------	---	-----------------------	------------------------	--	-----------------	------------


Loop Back Plug (Plug3)

From	Signal Name (OUTPUT)	to	Signal Name (INPUT)
2 (152)	PrimTData'	3 (153)	PrimRData,
4 (154)	PrimRTS	5 (155)	PrimCTS
4 (154)	PrimRTS	8 (158)	PrimLineDet
25 (175)	SecndRTS	12 (162)	SecndLineDet
20 (170)	SecndTData'	22 (172)	SecndRData'
25 (175)	SecndRTS	13 (163)	SecndCTS
26 (176)	DTReady	6 (156)	DataSetRdy
15 (165)	N81'	18 (168)	PWI
34 (184)	NB2'	29 (179)	ACR
33 (183)	NB4'	· 16 (166)	cos
32 (182)	NB8'	19 (169)	PND
28 (178)	CRQ	9 (159)	Ringind (RS232C Signal)
30 (180)	DPR	37 (187)	DLO .



VEDOV	Project	Title	File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	Loop-Back Plug (2)	Option92.sily	K.Yamanaka	С	7/8/80	92

From	Signal Name at P1	То	RS232C/RS366 Interface Signal Name
24		P1-27	
36		P1-35	
1 (151)	GND	P2-1	Protective Ground
2 (152)	PrimTData'	P2-2	Transmitted Data (DCE source)
3 (153)	PrimRData'	P2-3	Received Data (DCE input)
4 (154)	PrimRTS	· P2-4	Request to Send
5 (155)	PrimCTS	P2-5	Clear to Send
6 (156)	DataSetRdy	P2-6	Data Set Ready
7 (157)	GND	P2-7	Signal Ground
8 (158)	PrimLineDet	P2-8	Receive Line Signal detector
9 (159)	Ringind	P2-22	Ring Indicator,
10 (160)		P2-11	
11 (161)	Spare (Option)	P2-24	Transmit Signal Element Timing (DTE source)
12 (162)	SecndLineDet	P2-12	Secondary Received Line Signal Detector
13 (163)	SecondCTS	P2-13	Secondary Clear to Send
20 (170)	SecndTData'	P2-14	Secondary Transmitted Data (DCE source)
21 (171)	DCETxClk	P2-15	Transmittion Signal Element Timing (DCE source)
22 (172)	SecndRData'	P2-16	Secondary Received Data (DCE input)
23 (173)	DCERxClk	P2-17	Receiver Signal Element Timing (DCE source)
25 (175)	SecndRTS	P2-19	Secondary Request To Send
26 (176)	DTReady ·	P2-20	Data Terminal Ready
31 (181)	Spare		
28 (178)	CRQ	P3-4	Call Request
29 (179)	ACR	P3-3	Abondon Call & Retry
30 (180)	DPR	P3-2	Digit Present
14 (164)	GND	P3-1	Frame Ground
15 (165)	NB1'	P3-14	Number Bit1
16 (166)	cos	P3-13	Call origination Status
17 (167)	GND	P3-7	Signal Ground
18 (168)	PWI	P3-6	Power Indication .
19 (169)	PND	P3-5	Present Next Digit
32 (182)	NB8'	P3-17	Number Bit8
33 (183)	NB4'	P3-16	Number Bit4
34 (184)	NB2'	P3-15	Number Bit2
37 (187)	DLO	P3-22	Data Line Occupied



Note: For P2 and P3, Cannon or Cinch type DB-19604-432(male) associated with Cinch type DB-521226-1 HOOD. Note: Use 24 AWG Stranded, Non twisted paire wire for fabrication.

V==0V	Project	Title	File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	Cable Connection	Option93.sily	K.Yamanaka	С	5/23/80	93
							<u> </u>

Rev A (5/28/80)

Created

Rev B (6/27/80)

Add Power supply section of Z80-SIO/2 (m8p).

Add Inverter d14d.

Signal name change from PrCTS' to SecCTS'.

Signal name change from SecCTS' to PrCTS'.


Move signal "DataTermRdy" of Z80-SIO/2 from pin16 to pin 25.

Change IC SN74LS257 to SN74LS157

Change IC from SN7437N to SN7438N

SIOHigh1 is pull-up ed by 1k ohm.

XEROX	Project	Title	File	Designer	Rev	Date	Page
SDD	Dandelion	RS232 Change History	Option94.sily	K.Yamanaka	С	6/27/80	94



XEROX

	gundo, Cali	•				ML	Drawing No.		Rev.
Γ	Drawing T								C
C Dwg. No.	Dano	Preliminary delion Options Card P J <workstation>Options>OPTPa</workstation>			These drawing contained ther of Xerox Corpo issued in strict the prior writte tion Rank Xero used for any programmanufacture of cor Rank Xerox,	ein, are the pration and confiden en permissix,Ltd., be urpose what articles, Ltd.	e exclusive pr d or Rank Xero ce and shall no siOn of Xerox (reproduced, c ratsoever, burp	operty x,Ltd. ot, without Corpora- opled or p, execpt th oration	· I G
				Mode	INO.	Date 31	July 80	Sheet 1 Of	, 4
	Item No.	Drawing Title			Drawing No.	No. Req.	Remar	ks	
		Integrated Circuit	SN74S00		733W0031 8	3			
			SN74 S 02		733W0164 3	3			
ML			SN74S04		733W00319	2			
L	Ĺ <u></u>		SN74S08		733W01611	1			
			SN74S10		733W01606	4			
			SN74S30		733W01645	2			
			SN74S37		733W02136	1			
			SN74S51		733W01621	, 3			-
			SN74S64		733W01620	2			
			SN74S74		733W01771	1			
			SN74S86		733W01648 .	4			
			SN74S175		733W01630	1			
			SN74S225		733W015 33	4	TI FIFO		
			SN74S240		733W01633	2	<u> </u>	·	
			SN74S241		733W01634	2		· · · · · · · · · · · · · · · · · · ·	
			SN74S253		733W016 3 6	1			
			SN74S260		733W00321	2		tog for the second	
			SN74S299		733W01668	3			
			SN74S374		733W01840	6			
			SN74LS00		733W01671	2			
			SN74LS04		733W016 72	3			
			SN74LS10		733W01761	1			
		•	SN74LS32		733W01705	2			
			SN74LS74		733W01675	5			`
			SN74LS157		733W01745	4			

733W01770

733W01642

733W01674

5

7

4

SN74LS163

SN74LS175

SN74LS165

Integrated Circuit

XEROX

	undo, Calif		90245			ML	Drawing No.	7	Rev.	1
Rev.	ERIAL L			1					С	4
Dwg.	Danc	lelion	Options Card Parts List		These drawing contained ther of Xerox Corpo issued in strict the prior writte tion Rank Xero used for any pmanufacture o or Rank Xerox.	ein, are the pration and confidence on permission, Ltd., be urpose whe farticles in the confidence of	e exclusive p d or Rank Xero ce and shall n dOn of Xerox reproduced, o atsoever, bur	roperty ox,Ltd. ot, without Corpora- copied or p, execpt th	19	
				Mod	el No.	Date 31	July 80	Sheet 2 o	, 4]
	Item No.		Drawing Title		Drawing No.	No. Req.	Rema	rks		1
		Integra	eted Circuit LS240	·····	733W01625	1				
			LS244		733W01626	1				l
ML			LS245		733W01740	3		4		
Ŀ <u> </u>			LS273		733W01624	5				
			LS374		733W01698	5				
			LS393		733W01663	1				
					1					l
			Am26LS32		1	1				
			F93453		733W01544	3	1Kx4 60n	s		1
			i8251A		733W0 i 600	1				1
			i8253-5		733W02225	1				
			Z80-SI0/2			· 1				1
			SN75188		733W01911	3				1
:			SN75189		733W00098	4				
										l
			MC1658			1	No power s Motorola	upply comp Plessey??		1
			MC10102		733W0168 0	2				
		·	MC10103		733W01782	1				
			MC10115		·	1				
			MC10116			2	Mortorola o (Not Fairchi of its power	ldbecause	9	,
			MC10124		733W01682	1				
			MC10125		733W01685	1				
		Integr	ated Circuit MC10231		733W01734	2				
										l
							-			
			·						ATTINITY AND A STREET WAS	1
										T

XEROX

	Drawing No.	•	Rev.
ML	•		C

Rev. Drawing Title

ML

Dandelion Options Card Parts List

[iris]<Workstation>Options>OPTParts-C.dm

These drawings and specifications, and the data contained therein, are the exclusive property of Xerox Corporation and or Rank Xerox,Ltd. issued in strict confidence and shall not, without the prior written permission of Xerox Corporation Rank Xerox,Ltd., be reproduced, copied or used for any purpose whatsoever, except the manufacture of articles for Xerox Corporation

or Rank Xerox, Ltd Model No. Date Sheet 8 July 80 3 4 Of Item No. **Drawing Title** Drawing No. No. Req. Remarks Resistor 1/4 watt 5% 703W28788 36 ohm . 6 68 ohm 4 703W29988 110 ohm 1 703W30688[°] 220 ohm 5 703W30788 240 ohm 5 703W30988 300 ohm 1 703W31588 510 ohm 3 703W31888 680 ohm 2 703W32288 1K ohm 10 1.3K ohm 703W32588 3 2.0K ohm 703W32988 1 703W33688 3.9K ohm 1 703W34688 10K ohm 1 Resistor 1/4 watt 5% 703W35088 15K ohm 2 Resistor 1/4 watt 1% metal film 301 ohm 703W15206 4 475 ohm 703W17106 4 931 ohm 703W19906 1 703W20706 1130 ohm 1 Resistor 1/4 watt 1% metal film 1300 ohm 703W21306 4 Resistor Network 5% 510 ohms 2 AB 316A511 ?? 15 pulldowns Diode ··· 1N4148 ---- -707W00273 1 Fuse 708W11402 10A slow blow 1 Inductor 4.7 uH .55 ohm DC res. 705W00021 1 Nytronics SWD 4.7 20 MHz oscillator K1114A 1

undo, Calii ERIAL L	•			ML	Drawing No.		Re
Drawing T	itle Dandelion Options Card Parts List Ithernet Phase Decoder		These drawin contained the of Xerox Corp issued in strict the prior writt tion Rank Xer used for any pmanufacture or Rank Xerox	rein, are the coration and ct confidence ten permissiox,Ltd., be rourpose what of articles for articles for articles for articles.	exclusive pr or Rank Xero e and shall no On of Xerox (eproduced, c tsoever, exc	operty x,Ltd. ot, without Corpora- opled or ept the	
	Dandelion Options Card Parts List Ethernet Phase Decoder J(Workstation)Options)OPTParts-C.dm Drawing Title Capacitor 6V, tantalum electrolytic, 50 u 50V, Ceramic, .1 uF -20 Capacitor 25V, + 30ppm NPO, 62p Capacitor, Adjustable 8.5-50 pF, 650 ppm Capacitor, 25V, + 30 ppm NPO 4.7 pF 10 pF 68 pF 270 pE	Mode	i No.	Date 31 J	uly 80	Sheet 4 o	f '
Item No.	Drawing Title		Drawing No.	No. Req.	Remar	ks	
	0.7, tantarani 0.00010			1	Across 51	<i>'</i>	
			702W14201	2		W. T. T. C.	
				~ 50 1	-7 N		
			76		JFD # MTS	550	
			The state of the s				-
	Capacitor, 25V, + 30 ppm NPO 4.	7 pF_+ 10	%	2		· · · · · · · · · · · · · · · · · · ·	
	10	pF_+ 10°	6	1			
	68	3 pF_+ 10°	6 702W01191	5			
	27	OpE+ 10	% 702W01891	2			
		1 uE + 10	% 702W02591	2			
	Capacitor, 25V, + 30 ppm NPO .00	2 uE + 10	%	2		 	
· · · · · · · · · · · · · · · · · · ·	15 Pin Female D series connect	or		1	AMP 20	6914-1	
							-
		,					

. . . . --

• .

•

•